Nalu Scientific, LLC

Design and Development of Sympet: System on Chip Modular Readout for High-resolution Tof-pet - Project Summary Nalu Scientific LLC (NSL) Proposes to Develop and Optimize the Design of a Sipm-based, Low-power, High Channel Density, Waveform-digitizing Readout Microchip for Tof-pet That Will Increase Image Quality and Provide More Accurate and Precise Quantization for Pet Brain Imaging, With the Potential to Significantly Improve Early Diagnosis of Neurodegenerative Disease While Also Allowing Greater Flexibility in the Development of Personalized Patient Imaging Strategies. NSL’S Patented Waveform-digitizing “system on Chip” Readout Asic Technology Has the Potential to Substantially Improve Tof-pet Imaging From Its Current State. During Phase I, We Will Build on the Prior Experience and Knowledge We Have Gained Using NSL’S Technology in Developing State-of-the-art High Energy and Nuclear Physics Detectors to Substantially Improve Pet Imaging Readout Systems Through Increased SNR, Image Contrast and Quality, Reduced Exposure Times/dose, and Reduced System Cost to Drive Broad Acceptance. These Improvements Will Initially Focus on Brain Pet Imaging But Can Be Expanded to Whole-body Systems. We Will Leverage NSL’S Existing Portfolio of Low-power, Low-cost WFD Asic Designs, Already Proven to Work in Large Particle Physics Detectors, to Implement a Pet-specific WFD Asic Optimized for Brain Pet Scanners But Equally Applicable to Whole-body. We Will Initially Develop Detailed Analytic Modeling of Light Production and Transport in Scintillating Crystals, Along With Realistic Monte Carlo Simulations of Sensor and Readout Electronics in Order to Derive Baseline Technical Specifications for Both a Fully Optimized Tof-pet WFD Readout Chip as Well as a “bare-bones” Implementation Substantially Based on Circuit Design Elements Derived From One or More Existing NSL Chip Designs. NSL’S “system on Chip” WFD Architecture, With Fully Random Accessible Analog Storage, Input Triggering, and On-chip Control Capability, Allows for a Number of Highly Effective Mechanisms to Cope With Design Issues Such as E.g., Throughput, Speed, and Buffer Length, Will Be Crucial to Optimize in the Technical Specification of a WFC Asic Which Meets Performance Goals While Simultaneously Fulfilling the Stringent Constraints on Physical and Other Characteristics Such as Size, Weight, Power, and Cost That Will Be Required in Any Realistic Tof-pet System. We Will Collaborate With DR. Hamid Sabet (harvard) to Define a Realistic Full Signal Chain + Readout Model and Subsequently Evaluate Its Results to Generate Asic Technical Specifications and Architectural Design for a Substantially Improved WFD Readout Asic for Tof-pet Systems Relative to the Current State of the Art.