Brown University

Collaborative Research: Desc: Type Ii: Refresh: Revisiting Expanding Fpga Real-estate for Environmentally Sustainability Heterogeneous-systems -computing Systems Can Exert Substantial Environmental Impacts Across Their Entire Life Cycles, Encompassing Manufacturing, Usage, and End-of-life Disposal. for Example, Manufacturing Processes Often Require Significant Amounts of Energy and Produce Substantial Carbon Emissions. When Computers Reach the End of Their Life, They Become Electronic Waste (e-waste). E-waste, If Not Properly Managed, Can Pose Risks to Human Health and the Environment Due to the Presence of Hazardous Materials. Mitigating These Impacts Is a Significant Challenge for Sustainable Computing. This Project Introduces Innovative Approaches to Minimize the Environmental Impact of Computing Systems by Recycling Decommissioned Chips, Integrating Them to Extend Their Lifespans, and Achieving Near State-of-the-art Performance With the Newly Integrated Chips. the Project Will Be Carried Out by a Team of Investigators From the University of Pittsburgh and the University of Notre Dame. the Project's Impacts Are Twofold: Significantly Reducing Carbon Emissions From Manufacturing and Mitigating Environmental Risks Associated With E-waste by Keeping These Toxic, Non-biodegradable Devices Out of Landfills. This Project Is Making Valuable Contributions to Society Through Education and Outreach Activities Designed to Engage K-12 Students With an Interest in Environmental Science, Biology, and Artificial Intelligence (ai). the Primary Goal of This Project Is to Achieve Sustainable Computing by Reusing Recently Retired Field-programmable Gate Array (FPGA) Chips to Build Refresh Fpga Devices and Employing 2.5-DIMENSIONAL (2.5D) Integration With an Underlying Interposer for Interconnection. This Approach Aims to Significantly Reduce Carbon Emissions Incurred From the Fabrication Process of New Chips. the Project Consists of Four Research Thrusts. Thrust 1 Focuses on Developing Refresh Fpga Architecture and Design Automation Toolflow, Tailored to Address the Challenge of Targeting Hardware Designs Onto Non-monolithic Fpgas. Thrust 2 Investigates Refresh Fpga Hardware Analysis and Prototyping Through a Design Automation Framework Capable of Automatically Selecting the Optimal Design Configuration Including Inter-chip Connection Topology, Connection Bandwidth, and the Selection of Fpga Chips Based on Their Aging Condition. Thrust 3 Is Dedicated to Developing a System-in-a-package Sustainability Analysis, Validation, and Optimization Process, Aiming to Accurately Model and Assess the Environmental Impacts Stemming From the 2.5D Integrated Refresh Fpgas Including Fabrication, Integration, and Packaging. Thrust 4 Extensively Explores the Most Effective Methodologies for Accelerating a Wide Range of Applications From Machine Learning to Genomics. This Award Reflects NSF'S Statutory Mission and Has Been Deemed Worthy of Support Through Evaluation Using the Foundation's Intellectual Merit and Broader Impacts Review Criteria.- Subawards Are Not Planned for This Award.